Browsing University of Waterloo by Subject "low-power design"
Now showing items 1-1 of 1
-
Guarded Evaluation: An Algorithm for Dynamic Power Reduction in FPGAs
(University of Waterloo, 2012-04-25)Guarded evaluation is a power reduction technique that involves identifying sub-circuits (within a larger circuit) whose inputs can be held constant (guarded) at specific times during circuit operation, thereby reducing ...