Now showing items 1-1 of 1

    • Guarded Evaluation: An Algorithm for Dynamic Power Reduction in FPGAs 

      Ravishankar, Chirag (University of Waterloo, 2012-04-25)
      Guarded evaluation is a power reduction technique that involves identifying sub-circuits (within a larger circuit) whose inputs can be held constant (guarded) at specific times during circuit operation, thereby reducing ...

      UWSpace

      University of Waterloo Library
      200 University Avenue West
      Waterloo, Ontario, Canada N2L 3G1
      519 888 4883

      All items in UWSpace are protected by copyright, with all rights reserved.

      DSpace software

      Service outages