Now showing items 1-1 of 1

    • Worst Case Analysis of DRAM Latency in Hard Real Time Systems 

      Wu, Zheng Pei (University of Waterloo, 2013-12-17)
      As multi-core systems are becoming more popular in real time embedded systems, strict timing requirements for accessing shared resources must be met. In particular, a detailed latency analysis for Double Data Rate Dynamic ...

      UWSpace

      University of Waterloo Library
      200 University Avenue West
      Waterloo, Ontario, Canada N2L 3G1
      519 888 4883

      All items in UWSpace are protected by copyright, with all rights reserved.

      DSpace software

      Service outages