Show simple item record

dc.contributor.authorGholamian, Sina
dc.date.accessioned2012-08-29 16:15:11 (GMT)
dc.date.available2012-08-29 16:15:11 (GMT)
dc.date.issued2012-08-29T16:15:11Z
dc.date.submitted2012
dc.identifier.urihttp://hdl.handle.net/10012/6906
dc.description.abstractThis thesis presents a link-level latency analysis for real-time network-on-chip interconnects that use priority-based wormhole switching. This analysis incorporates both direct and indirect interferences from other traffic flows, and it leverages pipelining and parallel transmission of data across the links. The resulting link-level analysis provides a tighter worst-case upper-bound than existing techniques, which we verify with our analysis and simulation experiments. Our experiments show that on average, link-level analysis reduces the worst-case latency by 28.8%, and improves the number of flows that are schedulable by 13.2% when compared to previous work.en
dc.language.isoenen
dc.publisherUniversity of Waterlooen
dc.subjectNetwork-on-Chipen
dc.subjectReal-Timeen
dc.titleA Link-Level Communication Analysis for Real-Time NoCsen
dc.typeMaster Thesisen
dc.pendingfalseen
dc.subject.programElectrical and Computer Engineeringen
uws-etd.degree.departmentElectrical and Computer Engineeringen
uws-etd.degreeMaster of Applied Scienceen
uws.typeOfResourceTexten
uws.peerReviewStatusUnrevieweden
uws.scholarLevelGraduateen


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record


UWSpace

University of Waterloo Library
200 University Avenue West
Waterloo, Ontario, Canada N2L 3G1
519 888 4883

All items in UWSpace are protected by copyright, with all rights reserved.

DSpace software

Service outages