Show simple item record

dc.contributor.authorItuah, Stanley
dc.date.accessioned2015-09-15 14:27:32 (GMT)
dc.date.available2015-09-15 14:27:32 (GMT)
dc.date.issued2015-09-15
dc.date.submitted2015-09-14
dc.identifier.urihttp://hdl.handle.net/10012/9664
dc.description.abstractThis research is based on the analysis and development of an integrated receiver front-end module for high gain active antenna systems at the K-band (20GHz). In the design of conventional satellite receivers (such as reflector antennas), the system is usually specified by the gain/directivity, gain-to-temperature ratio (G/T) and radiation pattern requirements. The challenge in high gain active antenna systems development, in addition to beam-forming/beam-steering requirements, is to develop transmit/receive modules which will meet the power, noise and radiation pattern requirements of the conventional antenna. In order to guarantee an optimal design, it is important to be able to translate the specifications from the system level to the transistor level. The focus is on the development of a single-channel CMOS-based integrated receiver module. The G/T requirement is analysed to derive the noise figure and gain specifications for the low noise amplifier(LNA). An LNA design in 65nm CMOS is demonstrated to achieve a 2.6dB noise figure and uses only 7mW of DC power. The digital phased shifter specifications are studied. The generation of "quantization lobes" is analysed and used to estimate the number of bits based on side-lobe level requirements. The design of a 5-bit digital phase shifter based on quadrature signal modulation and a unique digital control logic is presented and tested at 20GHz. The phase shifter is shown to achieve <5.5 degree rms phase error and >10dB input and output return loss between 16-21GHz. The effect of pattern tapering on the side-lobe level is investigated and used to specify the minimum dynamic range for a variable gain amplifier (VGA). A VGA design is demonstrated to meet this dynamic range with low phase-frequency variation. A schematic level design of the proposed single-channel array is studied featuring a hybrid coupler and switch for polarisation requirements, as well as a low-voltage bandgap reference circuit. Simulations results verify that the receiver can be used to generate two hands of polarisation (right and left) with <1.1dB axial ratio.en
dc.language.isoenen
dc.publisherUniversity of Waterloo
dc.subjectIntegrated Circuitsen
dc.subjectActive Antennaen
dc.subjectPhased Arrayen
dc.subjectk-banden
dc.subjectphase shifteren
dc.subjectvariable gain amplifieren
dc.subjectsatellite communicationen
dc.subjectCMOSen
dc.titleHigh Frequency Receiver Front-End Module for Active Antenna Applicationsen
dc.typeMaster Thesisen
dc.pendingfalse
dc.subject.programElectrical and Computer Engineeringen
uws-etd.degree.departmentElectrical and Computer Engineeringen
uws-etd.degreeMaster of Applied Scienceen
uws.typeOfResourceTexten
uws.peerReviewStatusUnrevieweden
uws.scholarLevelGraduateen


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record


UWSpace

University of Waterloo Library
200 University Avenue West
Waterloo, Ontario, Canada N2L 3G1
519 888 4883

All items in UWSpace are protected by copyright, with all rights reserved.

DSpace software

Service outages